Optimal Dynamic Sub-Threshold Technique for Extreme Low Power Consumption for VLSI by Duong, Tuan A.
14 NASA Tech Briefs, August 2012
A document discusses the changes
made to a standard push-pull inverter
circuit to avoid saturation effects in the
main inverter power supply. Typically,
in a standard push-pull arrangement,
the unsymmetrical primary excitation
causes variations in the volt second in-
tegral of each half of the excitation
cycle that could lead to the establish-
ment of DC flux density in the mag -
netic core, which could eventually
cause saturation of the main inverter
transformer. 
The relocation of the filter reactor
normally placed across the output of
the power supply solves this problem.
The filter reactor was placed in series
with the primary circuit of the main in-
verter transformer, and is presented as
impedance against the sudden changes
on the input current. The reactor aver-
aged the input current in the primary
circuit, avoiding saturation of the main
inverter transformer. Since the imple-
mentation of the described change, the
above problem has not reoccurred, and
failures in the main power transistors
have been avoided.
This work was done by John Lagadinos
and Ethel Poulos of Pulse Systems, Inc. for
Goddard Space Flight Center. Further infor-
mation is contained in a TSP (see page 1).
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For miniaturization of electronics sys-
tems, power consumption plays a key
role in the realm of constraints. Consid-
ering the very large scale integration
(VLSI) design aspect, as transistor fea-
ture size is decreased to 50 nm and
below, there is sizable increase in the
number of transistors as more func-
tional building blocks are embedded in
the same chip. However, the consequent
increase in power consumption (dy-
namic and leakage) will serve as a key
constraint to inhibit the advantages of
transistor feature size reduction. 
Power consumption can be reduced
by minimizing the voltage supply (for dy-
namic power consumption) and/or in-
creasing threshold voltage (Vth, for re-
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A multi-channel electrometer volt-
meter that employs self-nulling lock-in
detection electronics in conjunction
with a mechanical resonator with non-
contact voltage sensing electrodes has
been developed for space-based meas-
urement of an Internal Electrostatic Dis-
charge Monitor (IESDM). The IESDM is
new sensor technology targeted for inte-
gration into a Space Environmental
Monitor (SEM) subsystem used for the
characterization and monitoring of
deep dielectric charging on spacecraft. 
Use of an AC-coupled lock-in amplifier
with closed-loop sense-signal nulling via
generation of an active guard-driving
feedback voltage provides the resolution,
accuracy, linearity and stability needed
for long-term space-based measurement
of the IESDM. This implementation re-
lies on adjusting the feedback voltage to
drive the sense current received from the
resonator’s variable-capacitance-probe
voltage transducer to approximately
zero, as limited by the signal-to-noise per-
formance of the loop electronics. The
magnitude of the sense current is pro-
portional to the difference between the
input voltage being measured and the
feedback voltage, which matches the
input voltage when the sense current is
zero. High signal-to-noise-ratio (SNR) is
achieved by synchronous detection of
the sense signal using the correlated ref-
erence signal derived from the oscillator
circuit that drives the mechanical res-
onator. The magnitude of the feedback
voltage, while the loop is in a settled state
with essentially zero sense current, is an
accurate estimate of the input voltage
being measured. This technique has
many beneficial attributes including im-
munity to drift, high linearity, high SNR
from synchronous detection of a single-
frequency carrier selected to avoid po-
tentially noisy 1/f low-frequency spec-
trum of the signal-chain electronics, and
high accuracy provided through the ben-
efits of a driven shield encasing the ca-
pacitance-probe transducer and guarded
input triaxial lead-in. 
Measurements obtained from a 2-
channel prototype electrometer have
demonstrated good accuracy (|error| <
0.2 V) and high stability. Twenty-four-
hour tests have been performed with vir-
tually no drift. Additionally, 5,500 re-
peated one-second measurements of 100
V input were shown to be approximately
normally distributed with a standard de-
viation of 140 mV. 
This work was done by Brent R. Blaes
and Rembrandt T. Schaefer of Caltech for
NASA’s Jet Propulsion Laboratory. Further
information is contained in a TSP (see page
1). NPO-47339
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A hardware unit has been designed that
reduces the cost, in terms of performance
and power consumption, for implement-
ing N-modular redundancy (NMR) in a
multiprocessor device. The innovation
monitors transactions to memory, and cal-
culates a form of sumcheck on-the-fly,
thereby relieving the processors of calcu-
lating the sumcheck in software. 
This sumcheck could be calculated
using addition operations, or CRC-type
(cyclic redundancy check) operations —
whichever is most economical in terms of
die area and power consumption. In each
of the NMR systems, the sumcheck logic is
initialized at the start of a task (a well-de-
fined unit of work that will be performed
by each of the NMR systems), then cap-
tured and transmitted to the vote-taker at
the end of the task. The vote-taker com-
pares the sumchecks, determines if errors
have occurred, and what action, if any,
should be taken to correct the errors.  
The advantage over existing tech-
niques is that minimal logic is required
to implement the sumcheck unit, mini-
mal power is consumed by the sumcheck
unit when active, and the unit can have
a reduced power sleep mode when inac-
tive. Calculating a sumcheck for a task
using the sumcheck unit requires no ad-
ditional cycles, and so has lower latency
than calculating it as a post-task in the
processing unit.  
This work was done by Keith Bindloss and
Carl Dobbs, Sr. of Coherent Logix for God-
dard Space Flight Center. Further informa-
tion is contained in a TSP (see page 1). GSC-
16324-1 
ducing leakage power). When the fea-
ture size of the transistor is reduced, sup-
ply voltage (Vdd) and threshold voltage
(Vth) are also reduced accordingly; then,
the leakage current becomes a bigger
factor of the total power consumption.
To maintain low power consumption,
operation of electronics at sub-threshold
levels can be a potentially strong con-
tender; however, there are two obstacles
to be faced: more leakage current per
transistor will cause more leakage power
consumption, and slow response time
when the transistor is operated in weak
inversion region. 
To enable low power consumption
and yet obtain high performance, the
CMOS (complementary metal oxide
semiconductor) transistor as a basic ele-
ment is viewed and controlled as a four-
terminal device: source, drain, gate, and
body, as differentiated from the tradi-
tional approach with three terminals:
i.e., source and body, drain, and gate. 
This technique features multiple volt-
age sources to supply the dynamic con-
trol, and uses dynamic control to en-
able low-threshold voltage when the
channel (N or P) is active, for speed re-
sponse enhancement and high thresh-
old voltage, and when the transistor
channel (N or P) is inactive, to reduce
the leakage current for low-leakage
power consumption. 
This work was done by Tuan A. Duong 
of Caltech for NASA’s Jet Propulsion Labo-
ratory. Further information is contained in a
TSP (see page 1).
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